JAN O 8 2002 C

3//IVS Sheet 1 of 1

Form 1449\*

Atty. Docket No.: 303.354US2

Filing Date: August 14, 1998

Serial No. 09/135,413

INFORMATION DISCLOSURE STATEMENT

Applicant: Leonard Forbes et al.

Group: 2818

BY APPLICANT (Use several sheets if necessary)

U.S. PATENT DOCUMENTS

*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
·						
$\sqrt{\gamma}$						
	_ 5,698,869	12/16/1997	Yoshimi, M., et al.	257	192	09/13/95
M	_ 5,886,376	03/23/1999	Acovic, A., et al.	257	316	07/0 <u>,</u> 1/96
<u> </u>	_ 5,976,926	11/02/1999	Wu, J.Z., et al.	438	237	10/ <b>∮</b> 10/97
$\sqrt{N}$	_ 6,084,248	07/04/2000	Inoue, S.	257	66	02/03/98
₩.	_ 6,093,937	07/25/2000	Yamazaki, S., et al.	257	59	0.2 / 19/97
Y	_ 6,099,574	08/08/2000	Fukuda, S., et al.	703	14	12/16/97
M	_ 6,166,401	12/26/2000	•	257	77	08/20/98
$\mathcal{A}$	_ 6,271,566	08/07/2001	·	257	347	11/16/99
		FC	REIGN PATENT DOCUMENTS			1
*Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes No

OTHER DOCUMENTS

\*\*Examiner Initial (Including Author, Title, Date, Pertinent Pages, Etc.)

141

Wolf, "Silicon Processing for the VLSI Era Vol. 2: Process Integration", <a href="Lattice Press">Lattice Press</a>, 623-626, (1990)

Viet Q. Nguyen Primary Examine

Viet Q. Nguyen Primary Examiner

> Viet Q. Nguyen Primary Examiner

> > Date Considered

\*Substitute Disclosure Statement Form (PTO-1449

V. Narunta

Examiner

\*\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.